


SYSTEM BLOCK DIAGRAM

1



Voltage Rails

Power	Voltage	S0-S2	S3	S4	S5	Ctl Signal
VIN	19V	V	V	V	V	
5VPCU	5V	V	V	V	V	3V5V_EN
3VPCU	3V	V	V	V	V	3V5V_EN
15VPCU	15V	V	V	V	V	3V5V_EN
+3.3VALW	3V	V	V	V	V	STB_ON
+1.2VALW	1.2V	V	V	V	V	STB_ON
5VSUS	5V	V	V			SUSON
3VSUS	3V	V	V			SUSON
1.8VSUS	1.8V	V	V			SUSON
VCC5	5V	V				MAINON
VCC3	3V	V				MAINON
VCC2.5	2.5V	V				MAINON
VCC1.8	1.8V	V				MAINON
VCC1.5	1.5V	V				MAINON
VCC1.2	1.2V	V				MAINON
CPU_VDDA	2.5V	V				MAINON
VCC_NB	1.2V	V				MAINON
SMDDR_VTERM	0.9V	V				MAINON
VCC_CORE	By CPU	V				VR_ON
VCC1.1	1.1V	V				MAINON

Page 01: Block diagram
 Page 02: System information
 Page 03: Clock generator ICS951462
 Page 04: AMD M2+ HT I/F
 Page 05: AMD M2+ DDRII MEMORY I/F
 Page 06: AMD M2+ CTRL & DEBUG
 Page 07: AMD M2+ PWR & GND
 Page 08: DDR2 SODIMM X 2
 Page 09: DDR2 Termination
 Page 10: RS690MC HT interface
 Page 11: RS690MC PCIE interface
 Page 12: RS690MC PLL & VEDIO I/F
 Page 13: RS690MC Power
 Page 14: SB600 PCIE/PCI/RTC/LPC/CPU Interface
 Page 15: SB600 ACPI/GPIO/USB/AC97
 Page 16: SB600 SATA/PATA Interface
 Page 17: SB600 POWER & Decoupling
 Page 18: SB600 Straps
 Page 19: LCD PANEL/WEBCAM
 Page 20: M82-M(PCIE I/F)
 Page 21: M82M(LVDS/RGB/HDMI/TV)
 Page 22: M82-M(MEM I/F)
 Page 23: M82-M(Thermal/STRAP/EEPROM)
 Page 24: M82-M(POWER/GND)
 Page 25: VRAM1*4(GDDR2-BGA84)
 Page 26: LAN BCM5906
 Page 27: USB
 Page 28: R5C843 PCI/1394
 Page 29: SATA HDD/ODD
 Page 30: HD_ALC262
 Page 31: MINI CARD
 Page 32: FAN/ Daughter board
 Page 33: EC ITE8512
 Page 34: ACIN
 Page 35: 5V / 3V (MAX10720)
 Page 36: DDR 1.8V(TPS51116)
 Page 37: CPU CORE (MAX8774)
 Page 38: NB 1.2V(RT8202)
 Page 39: VDD_CORE (OZ8118)
 Page 40: 12V/ HDD(MAX15026)
 Page 41: NB CORE(OZ8116)
 Page 42: POWER MANGER DIAGRAM
 Page 43: SCREW HOLE & EMI
 Page 44: History


PCB STACK UP


LAYER 1 : TOP
 LAYER 2 : GND
 LAYER 3 : IN1
 LAYER 4 : GND
 LAYER 5 : VCC
 LAYER 6 : IN2
 LAYER 7 : GND
 LAYER 8 : BOT

PCI DEVICES IRQ ROUTING



PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts	CLK
NB VGA	NA	A		
SB	AD31(INT)	NA	NA	
AC87/AZALIA	AD31	NA	B	INT
USB	AD30	NA	D	INT
R5C843	AD16	0	E/F/G	PCLK0

Power On Sequence






Put Decoupling Caps close to Clock Fen. power pin



8,15,23 SCLK0
8,15,23 SDATA0



CLKREQA# CONTROL SRC5,6,7
CLKREQB# CONTROL SRC2,3,4 ATIG3
CLKREQC# CONTROL SRC0,1 ATIG0,1,2


EXT CLK FREQUENCY SELECT TABLE(MHZ)

FS2	FS1	FS0	CPU	SRCCLK [2:1]	HTT	PCI	USB	COMMENT
0	0	0	Hi-Z	100.00	Hi-Z	Hi-Z	48.00	Reserved
0	0	1	X	100.00	X/3	X/6	48.00	Reserved
0	1	0	180.00	100.00	60.00	30.00	48.00	Reserved
0	1	1	220.00	100.00	36.56	73.12	48.00	Reserved
1	0	0	100.00	100.00	66.66	33.33	48.00	Reserved
1	0	1	133.33	100.00	66.66	33.33	48.00	Reserved
1	1	1	200.00	100.00	66.66	33.33	48.00	Normal ATHLON64 operation

Check AMD clock

CPU HyperTransport Interface

VDDL2TRUNCPU is connected to the VDD_LDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.



Quanta Computer Inc.



PROJECT : QUL

Size	Document Number	Rev
	AMD M2+ HT I/F	C
Date:	Saturday, February 21, 2009	Sheet 4 of 44


5




7














Quanta Computer Inc.
PROJECT : QU1









NB Thermal Sensor



12/29 ADD R689 to link VCC3(Therm_Alert# must push Hi)




LOAD_ROM#: LOAD ROM STRAP ENABLE


High, LOAD ROM STRAP DISABLE
Low, LOAD ROM STRAP ENABLE



Quanta Computer Inc.

PROJECT : QU1










12/01 Change Y5 footprint like Y1 (XTAL-8_4X3_7-5_5X2_8)




12/02 change Y2 P/N:BG625000885


$$AVDD \Rightarrow 0mA(AVG)/0.19mA(MAX)$$

12/21 ADD R122 for HW Lose




REQUIRED STRAPS



				PCLK_R5C843	PCLK_DBC
	AC_SDOUT	PCICLK4	PCICLK6	PCI_CLK0	PCI_CLK1
PULL HIGH	USE DEBUG STRAPS	USE INT. PLL48	CPU IF=K8 DEFAULT	ROM TYPE: H, H = PCI ROM H, L = SPI ROM L, H = LPC ROM L, L = FWH ROM	DEFAULT
PULL LOW	IGNORE DEBUG STRAPS DEFAULT	USE EXT. 48MHZ DEFAULT	CPU IF=P4		

DEBUG STRAPS




	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED



Quanta Computer Inc.

PROJECT : QU1

BACKLIGHT CONTROL




12/05---del R330,R324(white screen issue)

12/05---exchange D35,D36 to R686,R687(white screen issue)

PANEL VCC CONTROL


Change F8=7A fuse (P/N:DK700WFO06)(LCD INRUSH CURRENT=3A)

12/21---del R443,ADD R446(HW LOSE)



12/01 change the footprint to SOT23_213-3_3-2


CAMERA POWER





12/01 change the footprint to SOT23_213-3_3-2

LCD CONNECTOR

19




TO INVERTER POWER



WEB CAM MODULE


FOR EMI



Quanta Computer Inc.

PROJECT : QU1

Size	Document Number	Rev
	LCD PANEL/WEBCAM	A
Date:	Saturday, February 21, 2009	Sheet 19 of 44




M92-M+
M82-M

Quantat
AJ072800T16
AJ070700T13


Lenovo
AJ072800T17
AJ070700T12

EMI CAP.




Quanta Computer Inc.
PROJECT : QUL

Size	Document Number	Rev
	M82-M PCI-E	A
Date:	Saturday, February 21, 2009	Sheet 20 of 44



25 VMA_DQ[63..0] >> VMA_DQ[63..0]
 25 VMA_DM[7..0] >> VMA_DM[7..0]
 25 VMA_RDQS[7..0] >> VMA_RDQS[7..0]
 25 VMA_WDQS[7..0] >> VMA_WDQS[7..0]
 25 VMA_MA[12..0] >> VMA_MA[12..0]
 25 VMA_BA0 >> VMA_BA0
 25 VMA_BA1 >> VMA_BA1
 25 VMA_BA2 >> VMA_BA2




DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R
MVREF Voltage	0.9V	1.28V

0.5*VDDQ 0.713*VDDQ


Part 3 of 7

MEMORY INTERFACE A



QSA[7..0]

QSA#[7..0]



Part 4 of 7

MEMORY INTERFACE B




Quanta Computer Inc.

PROJECT : QU1

Size	Document Number	Rev
	M82-M MEMORY I/F	A

Date: Saturday, February 21, 2009 Sheet 22 of 44

STRAP




CONFIGURATION STRAPS

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE RSVD = ATI RESERVED (DO NOT INSTALL)	
			M8s	M7s
BIF_MSI_DIS	VIP1	MESSAGE SIGNAL INTERRUPT ENABLED	NA	0
BIF_AUDIO_EN	VIP3	ENABLE HD AUDIO (M7x/M8x-M)	NA	X
BIF_64BAR_EN_A	VIP5	64 BIT BARS DISABLED	NA	0
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	X	X
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	X
BIF_DEBUG_ACCESS	GPIO4	DEBUG SIGNALS MUXED OUT	0	0
BIF_AUDIO_EN	GPIO8	ENABLE HD AUDIO (M82-S)	X	RSVD
BIF_GEN2_EN_A	GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
BIOS_ROM_EN	GPIO_22_ROMCSB	DISABLE EXTERNAL BIOS ROM	NA	X
ROMIDCFG(3:0)	GPIO[13:11,9]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XX X X	X X X X
VIP_DEVICE_STRAP_ENA	VSYNC	IGNORE VIP DEVICE STRAPS	0	0
BIF_VGA_DIS	PSYNC	VGA ENABLED	0	0
BIF_HDMI_EN	HSYNC	HDMI ENABLE (SEE NOTE 2)	X	X
DEBUG_I2C_ENABLE	GPIO6	Internal use only	0	0
MEM_TYPE	ANY UNUSED GPIO OR DVP THAT ARE NOT CONFIG STRAPS FOR EXAMPLE DVPDATA20:23 IN THIS DESIGN	MEMORY TYPE,MAKE AND SIZE INFO	X X X X	X X X X


HDCP FUNCTION

W#	HDCP
0	Enable
1	Disable

EEPROM



Thermal Sensor



Need to pull-high +3VPCU in M/B side(ALT#_GPIO17,SYSFANON#)


M86 DDR2 Memory Aperture size

Vendor	Size	RAM_STRAP3 DVPDATA_23	RAM_STRAP2 DVPDATA_22	RAM_STRAP1 DVPDATA_21	RAM_STRAP0 DVPDATA_20
Hynix (400MHz)	256M	1	1	1	1
Samsung (400MHz)	256M	1	1	1	0

M82 DDR2 Memory Aperture size

Vendor	Size	RAM_STRAP3 DVPDATA_23	RAM_STRAP2 DVPDATA_22	RAM_STRAP1 DVPDATA_21	RAM_STRAP0 DVPDATA_20
Hynix (500MHz)	512M	1	1	0	1
Samsung (500MHz)	512M	1	0	1	1


Fine-tune Power-on sequence








Quanta Computer Inc.

PROJECT : QU1

Size	Document Number	Rev
	M82-M ThermalStrapEEPROM	A
Date:	Saturday, February 21, 2009	Sheet 23 of 44






Channel A-1



25


Channel B-1








Quanta Computer Inc.

PROJECT : QU1

Size	Document Number VRAM_1 GDDR2 BGA84	Rev A
Date:	Saturday, February 21, 2009	Sheet 25 of 44



12/01 change F1,F2,F3 P/N (DK150TPU072) and footprint (f-3_2x1_65-3_68)




88502-2401-24P-L

24	24	MX2
23	23	MX4
22	22	MX1
21	21	MX7
20	20	MX5
19	19	MX0
18	18	MX6
17	17	MX5
16	16	MY4
15	15	MY1
14	14	MY3
13	13	MY6
12	12	MY6
11	11	MY7
10	10	MY8
9	9	MY9
8	8	MY10
7	7	MY13
6	6	MY2
5	5	MY0
4	4	MY12
3	3	MY13
2	2	MY15
1	1	MY15

MX3	7	8	CP2
MX0	6	4	220P X 4, 4
MX5	1	2	3
MY10	7	8	CP5
MY14	5	6	220P X 4, 4
MY6	1	2	3
MY4	7	8	CP3
MY1	6	4	220P X 4, 4
MY3	3	2	3
MY5	1	2	3
MY6	7	8	CP4
MY7	5	6	220P X 4, 4
MY8	1	2	3
MY9	7	8	CP1
MX2	7	8	220P X 4, 4
MX4	1	2	3
MX7	1	2	3
MY0	7	8	CP6
MY12	5	6	220P X 4, 4
MY13	3	2	3
MY15	1	2	3


3VPCU	10	1	MY3
MY4	9	2	MY2
MY5	8	3	MY1
MY6	7	4	MY0
MY7	6	5	
10KX8			
MY8	10	1	MY15
MY9	9	2	MY14
MY10	8	3	MY13
MY11	7	4	MY12
MY12	6	5	
10KX8			
MX4	10	1	MX3
MX5	9	2	MX2
MX6	8	3	MX1
MX7	7	4	MX0
10KX8			

33 MX[7..0]
33 MY[15..0]




60 mils

For S-ATA HDD POWER




12/02 change J1,J2 PN:DFHS04FR207





12/05 change CN6,CN7 Footprint sata-aba-sat-010-k07-7p-r

SATA HDD CONNECTOR



SATA ODD CONNECTOR







Mini Card (WLAN)

12/26 change CN5,CN8 P/N to meet ACL.(DFHD52MS057)



31

12/04 ADD debug port function




Mini Card (TV Card)


12/26 change CN5,CN8 P/N to meet ACL.(DFHD52MS057)



TV ANTENNA CONNECTOR
ANT. CONNECTOR




FAN CONN



12/01 change the net name to CPU_VFAN

12/01 change the footprint to SOT23_213-3_3-2



12/01 change the net name to VFAN2

12/01 change the footprint to SOT23_213-3_3-2

12/01 DEL Q15(Lenovo Del the Light Bar function
12/01 change the power From VCC3 to VCC5
12/01 change the footprint to SOT23_213-3_3-2

12/01 del U1,Q1,Q3,R13,C11,R21,R11,R29



Quanta Computer Inc.


PROJECT : QU1

8Mbit , SPI


[illegible]

PROJECT : QU1


A




ACIN



+1.1V








NTMFS4946Rdson=3.8~4.6mOhm


$$L(\text{ripple current}) = (19-1.8) \times 1.8 / (1.5 \times 400 \times 19) \sim 2.72A$$

$$4.6m \times (12 - (2.72/2)) = RILIM \times 10uA$$


$$RILIM = 5.11K$$

$$((10u \times PR67) / Rdson) + (\Delta I / 2) = I_{ocp}$$





12/01 change the footprint to SOT23_213-3_3-2




M86 TABLE

PR228: 82.5K PR229: 226K PR230: 374K	VID[1:0]		
	VID1	VID0	
	0	0	1.1V
	0	1	1.0V
	1	0	0.95V
	1	1	0.9V


M92 TABLE

PR228: 71.5K	VID[1:0]		
PR229: 154K	VID1	VID0	
PR230: 340K	0	0	1.2V
	0	1	1.1V
	1	0	1.0V
	1	1	0.9V


12/03 change the PR100 P/N




12/01 change the footprint to SOT23 213-3 3-2



12/10 add EMI soluation

 Quanta Computer Inc. PROJECT : QU1	
Size	Document Number FANLED/Switch
Date: Saturday, February 21, 2009	Sheet 40 of 44




MAX: 2.8A
OCP: 10A


NB_CORE TABLE

NBCOREEN	NBCORE (V)
0	1.2V
1	1.0V

PR283: 76.8k
PR286: 57.6k
PR287: 154k

12/01 change the footprint to SOT23_213-3_3-2


















12/02 ME DEL H10 Location

12/02 change H2,H3,H6,H7 footprint to ????(waitting Layout team confirm)

12/02 change H5,H11,H12,H14,H15 footprint to ???(waitting Layout team confirm)



Quanta Computer Inc.

PROJECT : QU1

A (EVT) stage :

Issue	Root Cause
1.change Y2 to BG625000885 ==> wrong footprint,change component.	
2.change F1,F2,F3 to BG625000885 ==> wrong footprint, modify layout.	
3.change CN5,CN8 to DFHS52FR009 ==> ME request connector move to TOP layer.Top layer have high limit so change component.	
4. 12/01 P8----change CN14 footprint (ddr-as0a426-nfst-7f-200p)---SMT issue	
5. 12/02 P12----change U7 P/N:AL001032002	
6. 12/01 P14---Update the Y5 footprint (XTAL-8_4X3_7-5_5X2_8)(footprint error)	
7. 12/02 P14---Update the BT1 footprint---pindefine error issue	
8. 12/05 P15---Change USB Power from Vcc3 to 3VSUS(HW change)	
9. 12/02 P16---change Y2 P/N:BG625000885 (footprint not match)	
10.12/05 P17---del Q9 for RD debug(HW Change)	
11. 11/28 P19---del R330,R324(white screen issue)	
12. 11/28 P19---exchange D35,D36 to R686,R687(white screen issue)	
13. 12/01 P19---change Q2,Q3 footprint to SOT23_213-3_3-2(footprint error)	
14. 12/01 P20---change Q27,Q31 footprint to SOT23_213-3_3-2(footprint error)	
15. 12/01 P23---change U12 p/n to AL17SZ08006(Buyer request)	
16.12/05 P26---Layout update the CN11 footprint	
17. 12/01 P27---change F1,F2,F3 P/N (DK150TPU072) and footprint (f-3_2x1_65-3_68)	
18. 12/02 P29---change J1,J2 PN:DFHS04FR207(SMT issue)	
19. 12/05 P29---change CN6,CN7 Footprint sata-aba-sat-010-k07-7p-r(footprint error)	
20. 11/28 P30---add Speaker function(Add R683,R684,C904)	
21.12/01 P30---change Q2,Q3 footprint to SOT23_213-3_3-2(footprint error)	
22. 12/01 P30---Exchange MICIN-R and MICIN-L	
23. 12/02 P31---change CN5,CN8 P/N because this CONN H=8(DFHS52FS000)	
24.12/02 P31---12/04 ADD debug port function(Add net--PCICLK_DB)	
25. 12/01 P32---del U1,Q1,Q3,R13,C11,R21,R11,R29	
26.12/01 P32---change Q15,Q23,Q26 footprint to SOT23_213-3_3-2(footprint error)	
27. 12/01 P32---12/01 change the net name to VFAN2 and CPU_VFAN	
28. 12/01 P32--- DEL Q15(Lenovo Del the Light Bar function)	
29. 12/01 P32---change the power From VCC3 to VCC5	
30. 12/01 P33---Add R52(CS00002JB38) for PWRLED function	
31. 12/04 P33---change U3 PN:AKE3GZN0N00	
32. 12/01 P33---change Q5 footprint to SOT23_213-3_3-2	
33. 12/01 P36-- ADD PR4,Del PR8(power Issue)	
34. 12/01 P37---del PR37(power Issue)	
35. 12/03 P37---Change the PR204 ,PR205 P/N	
36. 12/01 P38---Del PQ43(Power Issue)	
37. 12/01 P38---change PU2 p/n to AL17SZ08006(Buyer request)	
38. 12/01 P39---change PQ10,PQ17,PQ24 footprint to SOT23_213-3_3-2	
39. 12/03 P39---change the PR100 (2.1K); M92/M82 DEL this part.	
40. 12/01 P40---del PC150 and Add PC122(near to the VCC12V)	
41. 12/01 P41---change PQ4 footprint to SOT23_213-3_3-2	
42. 12/02 P43--- ME request to Del H10 Location	
43. 12/17 change U8,U9,U16,U18 (P/N:DFTJ12FS001) (VRAM change to 400MHZ)	

B (DVT) stage :

44. 12/21 P19---del R443,ADD R446(HW LOSE)

45. 12/26 P16---change Y2 P/N to meet ACL.(BG625000737)

46. 12/21 P17---ADD R122 for HW lose

47. 12/23 P19---Add R324 for LCD white screen issue


48. 12/27 P19---Change F8=7A fuse (P/N:DK700WFW006)(LCD INRUSH CURRENT=3A)

49. 12/23 P26---del R587(LAN link issue)

50. 12/29 P26---change CN11 (P/N:DFTJ12FS001)(Change LED color)

51. 12/26 P31---change CN5,CN8 P/N to meet ACL.(DFHD52MS057)

52. 12/29 P12---ADD R689 to link VCC3(Therm_Alert# must push Hi)

			Quanta Computer Inc.		
			PROJECT : QU1		
Size	Document Number				Rev
	History				A
Date:	Saturday, February 21, 2009		Sheet	44	of 44